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Abstract - Previous works have shown the power design 
effectiveness of novel H-bridge-based dc-de boost conversion 
structure, as well as the feasibility of real-time dc-link voltage 
adaptation to inverter load, in battery-supplied ac motor drives. 
In this paper a novel test bench has been developed, suitable for 
power loss measurements in high-efficiency bi-directional dc-dc 
converters. In order to allow for quasidirect measurement of 
the lost power, the concept is to operate the converter by input 
current having constant module, handling alternating energy 
flow between two large capacitor banks at given input/output 
DC voltages. Accordingly, the input current reference is a low 
frequency (65 Hz) rectangular-wave, whose duty-cycle is 
regulated by suitable voltage loop due to constant module 
operation. Except for added large capacitor banks’ losses and 
other secondary effects related to 65Hz operation, the input DC 
power supply is shown equivalent to conversion losses at given 
DC working point. 
The results point-out the high efficiency of the conversion 
structure well matched with simple analytical models. 
I. INTRODUCTION 
As far as dc-voltage battery-supplied ac motor drives are 
investigated [3], the cost-effectiveness of a proper H-Bridge- 
based boost dc-dc conversion structure has been 
demonstrated [l], interposed between battery and inverter to 
adapt the dc-link voltage to load requirements. 
This result has been achieved thanks to the large current 
rating reduction in the inverter’s power module design, 
mainly related to the wide voltage range of practical battery 
packs [1,3]. The possible drawbacks, in weight and cost of 
the input coupling reactor, have been shown balanced by 
considerable decrease on rms current requirements of filter 
capacitors, thanks also to the peculiar integration of inter- 
phase transformer and input coupling inductance functions in 
a single power reactor, namely “T+L” reactor [ 11. 
New high rms-current-rated non-electrolytic small film 
power capacitors have been also adopted to filter the dc-link 
PWM current ripple [2]. Further improvements in size, cost 
and transient dc-link voltage response have been reliably 
achieved by .adopting proper non-linear control and 
modulation strategies [2], purposely analyzed and developed 
in order to overcome the peculiar low energy-storage 
operation of the bi-directional boost conversion. The 
experimental verification in [2] has been carried-out on a 30 
kW prototype convertor system adopting commercial 3-phase 
IGBT Intelligent Power Modules (IPM). This convertor 
system (whose scheme is reported in Fig.1) is under test in 
the work, concerning specifically the measurement of 
efficiency and the related verification of power loss models 
in the various operating conditions of practical interest in EV 
or HEV traction AC drives. The very high efficiency of the 
adopted boost conversion structure has requested a novel 
measurement concept, purposely defined and experimentally 
developed. 
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Fig. 1. Electric scheme of the H-bridge boost conversion structure suited 
for battery-supplied AC drives. The discontinuous frame includes 
the system under test throughout the paper. 
11. DESCRIPTION OF THE POWER CONVERSION SYSTEM. 
A summarized description of the conversion system is 
reported. Fig.1 reports the electrical scheme of the power 
converter as a part of battery supplied AC drive. 
A. Variables definition. 
With reference to Fig.1 scheme, a list of system variables 
and parameters is introduced as used in the following; mean 
values are expressed by capital letters of the corresponding 
instantaneous variables. 
Pln~VinIL: converted input power; 
iL: total converted input current; 
vln: converter’s input voltage; 
v,: converter’s output voltage; 
C,: input capacitor inside the converter; 
C: inner output capacitor (non-electrolytic); 
LII: T+L reactor’s input inductance; 
bh: T+L phase resistance (each winding); 
fsw=l/Tsw:switching modulation frequency (each phase); 
Ilsbel: H-bridge IPM rated current; 
asw=AIL,pk/IL: switching ratio (peak ripple/mean value); 
m1,m2: modulation indexes; 
D: H-bridge average duty-cycle (= MI, M2). 
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TABLE I - RATINGS OF CONVERTOR SYSTEM. 
d 
C. Flux and current waveform and properties. 
B. Current dynamics. 
The T+L reactor behavior is modeled in terms of state 
variables through a transformation from “phase” to ‘Lmode” 
variables (common- and differential-mode of phase 
variables). Referring to a generic couple of phase variables 
xl, x2, the correspondent “mode” variables vector is: 
This transformation defines common and differential mode 
modulation indexes, voltages, currents and fluxes (v, , , , ,~  ,
m,,,~,,, ic,,,,,,, , ycmdm , respectively). Typical modulation 
index waveforms are shown in Fig.2, in‘ two operating 
conditions differing for D value. D is equal to common mode 
index mean value, and then very close (excepting for inner 
voltage drops) to the i/o voltage ratio: 
D = M ,  G~; .C,  (2) 
n d . A 3 n - L  
r i i i i 1 i i 1 im2cm-, 
n n m d m  n n n, 
a)u b) 
Fig. 2 
Notice that, being the “phase” ripple frequency fsw, and 
due to half modulation period displacement of phase 
modulation indexes, the common-mode fhdamental 
frequency is “2.fsw” (second harmonic), while differential- 
mode frequency is fsw (first harmonic). 
Typical common and differential mode wave-forms of 
modulation: a) V,JVc<O.S; b) VJVc>O.S. 
“Mode” inductances (3) are derived as in (3): 
(3) fi, 
Idm 
where LII and LPl2 are the inductance values which can be 
measured: between common input and short-circuited phase 
terminals;. between the phase terminals by common input left 
open (respectively 38pH and 3.3mH in the design). 
The current dynamics can be then expressed in terms of 
common- and differential-mode variables, disregarding on 
(4) resistive and power switches drops: 
Multilevel conversion structures own peculiar properties 
concerning modulation ripple both on i/o currents and on 
T+L reactor fluxes, leading to a general reduction of ripple 
terms, falling down to cancellation in singular working points 
(D=1/2, in particular) [l]. Since the differential-mode flux is 
generated by modulation ripple without DC component, the 
differential-mode current can be freely designed to be very 
small with respect to common-mode one (3A peak max in the 
design). This is why ‘‘id,,,’’ will be ignored in the calculation 
of rms current values. 
Referring to continuos current mode of operation, the input 
current ripple is a “second harmonic” triangle. The total input 
rms current can be then referred to mean value by (5): 
(continuos mode) (5) 
Note asw is a function of D by two-range expressions (6): 
Correspondingly, input and output capacitors’ rms current 
values are derived (7,s) [ I ] ,  as depicted in Fig.3. 
ICi”,ms = I, -a= (7) -,I3 
100 180 200 220 240 200 280 300 320 vi, [VI 
Fig.3 
Common-mode flux peak value is reported (9), both in 
U 0  capacitors rms current values vs. V,. @ Vc=4O0V, P=30kW 
terms of common-mode and of converter’s input quantities: 
Wcni,pk = Lcmlcm + AWcm,pk = ‘ I l l ,  + ‘Vcm.pk (9) 
where A indicates alternative components, the only 
component in differential-mode flux (steady state): 
Wdm,pk AWdm,pk (10) 
Common-mode waveform is a “second harmonic” triangle 
while differential-mode is a “first harmonic” trapezoid, 
according to integration of the respective waveforms in Fig.2. 
Analogously to capacitor currents, the peak flux values 
(1 1,12) are differing in D operating ranges, as depicted by 
Fig.4, showing also the T+L reactor flux path. 
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Fig. 4 T+L common- and differential-mode fluxes; their ripple peak 
values as a function of common mode index (I&pD). 
111. CONVERTOR LOSS ANALYSIS AND MODEL. 
The detailed expression of convertor’s power losses is: 
1)  PCln and PC (input and output capacitors losses) are 
p c i n  = R c i n  ’ (ICin,rms)’ [refer to (7)] (14) 
pc = R C  . (IC,rms)2  [refer to (S)] (1 5) 
2) PT+L (integrated transformer + inductor losses) must be 
PT+L = P c ~  + PFerr 
The first term in (1 6 )  is expressed to depend on common- 
mode resistance hm (equal to “phase” resistance Rph), by 
splitting the DC ad PWM contributions due to consistent 
impact of skin effects: 
Ptot,conv = P c i n  + PC + P T + L  + PHB + Paux (13) 
depending on their ESR, respectively Rcln and Rc: 
modeled by copper and ferrite losses: 
(16) 
Ferrite core losses are very low, however an accurate 
model (1 8) has been tested for the purpose, where kn, factor 
encloses ferrite properties, core mass and section. 
3) PHB (total H-bridge lGBT and free-wheeling diode 
losses) is composed by conduction and switching losses. 
Conduction losses are generally depending on duty-cycle, 
however this is cancelled by identical ON voltage drops on 
IGBTs and diodes thanks to peculiar altemative operation 
[ 11. The, best match with test-bench measurements is 
achieved by “averaging” the two drop functions, as in (19), 
providing a very accurate conduction loss model (20): 
Switching losses are quite complex. According to factory 
specifications, (2 1) is a simple while effective model, being 
Ab,, a switching time “constant” (temperature depending). 
4) P, includes control board and auxiliaries power loss, 
and it’s fairly constant (-27W). All the inherent devices are 
supplied fiom V, by a small DC/DC converter. 
Iv. TEST BENCH CONCEPT AND DESIGN. 
A.  Power loss dependence on input current, 
According to previous equations (1 1 to 19), if V, and D 
are constant values, converter’s power losses do not depend 
on input current sign, but only on its module. This is the 
theoretical basis for the adopted test method. 
B. Basic concept of operation. 
The altemative operation at constant input voltage and 
current module and set output voltage is provided by a 
proportional-integrative voltage regulator. Its output is PW 
modulated to generate a variable duty rectangular wave, 
whose (constant) module is representing the current reference 
for power loss evaluation. The rectangular reference period is 
short to limit the i/o capacitor banks voltage ripples, while it 
has to be very large with respect to current loop time 
response (-2OOp), in order to fairly disregard the effect of 
current inversion transients (and related “error” of input 
current with respect to the reference constant value). The 
suitable rectangular reference frequency is set to 65Hz, low 
enough also to minimize skin effects (extra losses) of such a 
rectangular-wave operating cycle. / )  
C. Basic test-bench composition. / 
The proposed test bench is depicted in Fig.5, basically 
comprising the converter under test and a pair of outer large 
capacitor banks (input and output sides of the converter). 
Designed capacitance values are large enough to keep D as 
constant as practical (AD<S%) during the alternating 65Hz 
operation, holding validity of the power loss analytical 
models described in section 111. 
The two high-frequency filter inductances (LIf and L,f in 
series with i/o capacitor banks in fig.9, are disposed not to 
affect the inner capacitor ripples at switching frequency 
(PWM current ripples either on iCln or ic). By this way, 
during the tests, iCln and ic ESR losses are equivalent to 
ordinary steady-state DC/DC operating conditions. 
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The input voltage (Supply stage in Fig.5) is obtained by a 
small power voltage generator, followed by suitable CL filter 
(32mH-5mF) to counteract with input voltage ripple effects. 
D. I/O capacitor banks andJilters. 
Each bank is constituted by smaller groups, adopting short, 
large section wires (16 t 75 mm2) to minimize any additional 
resistance. In addition, due to large data-sheet tolerances both 
on capacitance and ESR values, these ones have been 
measured by an AC 50Hz volt-amperometric test with 50V 
DC bias (useful to 65Hz validation). Calculated capacitance 
and ESR values are 66.6[mF], 3.6[mR] for input bank, and 
40.4[mF], 6.3[mR] for output bank. The respective measured 
values are: 71.5[mF], 3.9[mR] at input; 44.0[mF], 5.5[mR] 
at output. 
According to basic principle, inner capacitor currents (iCm 
and ic in fig.5) should contain only, high fiequency 
components (PWM modulation ripples), lkaving to outer 
capacitor banks (iciB and iCoB in f i g 3  the low fiequency ones 
(65Hz). This is made practically possible for loss estimation 
by the two filter inductors (L,f and L,f in figS), reducing the 
20kHz currents flow towards outer capacitor banks, without 
rising the banks impedance up at 65Hz harmonics. Some 
oscillations are anyway arising in response to power 
inversions as shown in the followings. 
E. Power losses estimation. 
Total test bench power loss, at set working point, comes 
fiom DC power supply stage measurement: 
PSS = V i n  x ISS 
where both factors are directly measured by real mean 
value voltmeters (Iss is measured through Rhunt shown in 
fig.5). Obviously, effects and losses of the extra i/o large 
capacitor banks should be carefully evaluated. 
(22) 
Measured power (22) is composed as in (25): 
where: 
pSS = p c o ~ v  PCiB PCoB (25) 
'Ci = RCiB ' IbB,rmr (26) 
Measured Power 
PSS= VinXISS Input 
\ capacitor bank Supply stage 
As assumed, IciB is a 65Hz rectangular shaped current with 
constant module: 
kiB ,rmr  IILI (29) 
Considering a constant i/o voltage ratio, during the test at a 
set working point, output capacitor bank rms current is very 
close to (30): 
(30) V i n  ICoB,rmr l1L1.- 
v c  
Finally, quasi-direct measurement of convertor's losses is: 
where the "error" term is as low as practical by design. 
V. EXPERIMENTAL RESULTS 
A series of efficiency tests has been carried out, covering 
the whole VinNc ratio operative range according to TBL.11. 
By constant V, values (300V and 400V), two different 
constant-power tests (1 5-30kW) are provided. A hrther test, 
at rated power, refers to low constant input voltage 
(Vi,=150V, IILl=lOOA) and variable output voltage. 
TABLE 11- DEFINITION OF EFFICIENCY TEST CONDITIONS. 
Test P vm VC lILl 
group [kW] [VI [VI [A] 
1' 
1 t200 -
-100 
31 CONSTANTVi, I 15 I 150 I170t4001 100 
A.  Converted current waveform. 
According to basical assessment, the converted input 
current is as close as possible to a rectangular wave. In 
Figs.6,7 the measured currents behavior is shown. Input and 
output capacitor banks currents are ripple-free while 
oscillating at every step. This is due to designed inductors 
filtering effects (Lif and L,f in Fig.5) oscillating with inner 
capacitors (Cin and C in Fig.5). In Fig.7 the quick response 
(-200~s) to one of the 65Hz alternated steps is evidenced. 
[ H-Bridge (3-level) DC/DC I 
_.  - 
I - - - - - - - - -  
- - - - - - - - - - -  
Fig. 5 Test bench electrical-topological scheme. 
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Fig. 6 lnput converted current ahd i/o capacitor banks currents 
alternated behavior @ 65Hz operation; Vh=150V, Vc=400, 
ll~I=100A. 
IPM 
Fig. 
fsw [ H z l  10.124 
Vi [VI 0.9 
7 Input converted current and i/o capacitor banks currents: 
responses to an inversion transient; V,.=l50V, Vc=400, 
II+l OOA. 
(I1,bel=2OOA) 
T+L 
reactor 
Inner 
Outer 
capacitors 
capacitors 
Auxiliaries 
BT Measured losses. Mathematical model validation. 
AVR 8jG75"C [VI 1.4 
~ k o m  [nsl 260 
4 1  [PHI 38 
K m l D C  [mQI 5.0 
%mlPWM/RcmlDC 13.5 
&,,, [mQI 25.0 
h e m  [ ~ . s ' . ~ ~ m m - ~  29] 40.8 
& [mQ] 2.2 
&iB [mQI 3.9 
"I 5.5 
Pa,, [WI 21 50 
0. 
T+L 
'. Cin 
V c M  
Referring to parameter values reported in TBL.111, the 
comparison between total measured and estimated losses is 
here reported. Figs.8,9 report the constant output voltage 
~ 
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tests (V,=300V and 400V), while Fig.10 reports the constant 
input voltage test (Vin=150V). All the repoked plots refer to 
net measured losses, by 10 seconds operation at each 
working point, trying to operate IGBTs and diodes @75"C, 
by varying the initial heatsink temperature inversely with 
power. The reported power values come from the difference 
between PSS (22) and measured auxiliaries term P, (=27W). 
p[w1 
.. 1 ' " "  ' I . . .  I " " I '  I 1 ooq 
I 
s o o ~ ~ ~ O k W ,  measure /A 
I // I 800 
500 
15kW, estimation 
100 
40 80 120 160 200 ILIA] 
Fig.8 Estimated and measured net power losses comparison 
@V,=400V 
I I I I 
40 80 120 160 200 IL [A] 
Fig9 Estimated and measured net power losses comparison 
@V,=300V 
PWI 
total, measure 
300 
250 
150 200 250 300 350 400 
Fig. 10 Measured and estimated power loss comparison and main inner 
estimated terms (PC fairly null) @V,,=I~OV,~ILI=~OOA. 
The graphical comparison between Figs.8,9, IO, shows a 
general underestimation trend of the losses model. The 
maximum absolute difference between model and measure is 
-75 W (cm >900W measured losses @Vc=4O0V, V,,=l50V, 
lL=150A, Fig.8), while the relative estimation error is always 
under 10%. A first point of difference is evidenced by 
Figs.8,9, in which the difference between curve pairs 
generally grows up with converted input current module quite 
quadratically. This is a “resistive-equivalent’’ effect, due to 
an underestimation of rms current terms of loss (partially 
related to 65Hz skin effects). As a second point, a duty-cycle 
dependent discontinuous term of error is evidenced by 
Figs.8,10, with a minimum corresponding to D=1/2. The 
error shape is someway linked to common-mode flux ripple 
amplitude ( l l ) ,  reported as a function of D in Fig.4 
(corresponding to underestimation of PWM skin effects). The 
comparison between Figs.8 and 9, clearly shows a general 
growth of the underestimation with V, (300V in Fig.9, 400V 
in Fig.8) at set D value. This, accordingly to ( 1  I), would be a 
confirmation of the estimation error related to flux-ripple. 
D. Model refinement. 
Looking back to loss terms neglected in par.111 analysis, 
other two terms depending on current-module can be found. 
The first term is due to the damping of the oscillating 
behavior evidenced by Figs.6,7 (estimated losses -25W @ 
IILI=200A). A second analogous term refers to a further 
contribution to switching losses, due to stray commutation 
inductance on the dc-link connection between “C” and the 
1PM. Suitable small IOOnF capacitor is locally mounted on 
IPM, resulting on 1.4MHz oscillations and estimated 130nH 
stray inductances. From measured transient overshoot, value 
(-80% of switched current), the related loss term is -2OW @ 
\ILI=200A. In both cases, these power losses are function of 
[IL[’, proportional to stored inductive energies. 
Differing from previous terms, the effective common- 
Converted Power ]IL[ Net Power Losses 
[kW] [A] [W] 
15 50s 1 00 170t3 15 
mode ripple resistance, as defined by (17), should 
upgraded with respect to TBL.111 calculation @20kHz. 
, p w l  
1 ooq I I I T ’  
rl 
0979t0.989 
o l  I I I I 
40 
Fig. 1 1 
80 120 160 200 I r [ N  
Estimated and measured net power losses comparison with 
estimation corrective terms @Vc=40OV 
be 
I 30 I 100t200 I 266+654 10978+0.991 I 
VI. CONCLUSIONS. 
The efficiency of a novel DC-DC three-level boost power 
converter has been investigated, already designed to adapt 
the battery voltage to PWM VSI in EV AC motor drives. 
Due to very high efficiency, a new measurement method 
has been proposed, based on suitable altemating power flow 
between outer large capacitor banks. 
An accurate analysis of power loss terms and model has 
been presented, in order to validate either the proposed 
measurement or the novel D O C  convertor loss model. 
The obtained results are completely satisfactory, 
demonstrating at the same time the very high efficiency of the 
novel DC-DC three-level boost converter, the accuracy of the 
power loss model and the effectiveness of the proposed 
measurement method. 
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